Abstract
Introduction
With the advent of the concept of System-On-Chip (SOC) the semiconductor industry is more and more concerned in solving those problems constraining the co-existence of analog and digital cores on a single chip. This is an interesting activity, mainly for the so-called Intellectual Property (IP) companies, which are offering complex building blocks to system designers. These system integrators need to combine logic, memory, data converters, analog processing circuits and even (for the telecom market) RF front-ends.
Merging so many different technologies posses new challenges such as developing design and test methodologies able to cope with the difficulties of ensuring system performance and reliability as well as a reasonable design effort.
The goal is to ensure the customers that they will find minimal production difficulties although a core can be used for many designs, in many potential applications and by a variety of licensee partners. Reuse is the objective of all IP vendors, and test is essential to achieving this objective. A key component for a complex core -no matter whether it is digital or analog-is a test methodology that the system integrator can use easily and effectively in so many application scenarios.
Testing embedded building blocks is much more difficult than testing their stand-alone counterparts, and usually this can not be done by replicating conventional test techniques. In mixed-signal IC's, the most affected components are the analog cores, since analog test is based on checking functional specifications, what can be conflicting when test time has to be kept small, the number of available pins is reduced (as it normally happens in SOC's) and full access to inputloutput core terminals can not be granted.
Furthermore, functional test techniques greatly differ depending on the involved analog components, turning almost impossible to define a general (functional) test methodology applicable to any analog block. As a consequence, analog cores play a crucial role in the feasibility of a complex system, their market appealing depending on the development of test strategies that can be used in very different application environments.
The most drastic consequences of the coexistence of analog and digital cores are a reduced fault coverage, a higher test application time and a longer test development time. In addition, mixed-signal testers need to cope with demanding requirements of speed, accuracy and memory storage, which means a high cost.
In order to reduce the impact of these negative effects,three factors have to be considered: a) a simple stimuli generator. A single signal should be preferred, specially a signal that can be easily supplied to a selected input or can be generated on-chip. b) a method to access several/many internal nodes that can be read either sequentially or in parallel. providers, since in this market it is appealing to incorporate a range of solutions to be offered to the customers, giving the user the opportunity to either select among or combine these possibilities from functional to structural options.
Looking at the emerging structural test solutions, Oscillation-Based Test (OBT) worth attention since it is conceptually simple, does not require strong circuit modifications and can handle BIST without the penalty of dedicated, additional on-chip signal generation hardware. OBT is essentially a defect-driven test approach, and has been successfully applied to some significant examples like biquad filters and some basic data converter circuits [ ll- [3] .
Oscillation-based Test (OBT) approaches are very appealing, and can be easily extended to BIST, since no external test stimuli are needed, thus complying with the first factor above. But a basic problem when dealing with OBT is due to both the access to different internal nodes and the conversion of the significant test information into a single digital signal. On the other hand, though in general we have no precise metrics for assessing on the testing quality of a given mixed-signal test methodology, it has been recognized that frequency-only measurements lead to a rather limited fault coverage [3-51. Then, a crucial issue to consider when OBIST (Oscillation-based BIST) is concerned is how to give support to frequency and amplitude measurements. Unfortunately, althought frequency information is easily coded to digital, this is not the case for amplitude. To solve the problem of coding the significant test information into a single signal, Ro and Abraham [6] recently proposed the use of a Timedivision Multiplexing comparator, and a solution based on oversampling has been presented by the present authors [7] . In this paper, we introduce a more elaborated solution, allowing us to read several internal nodes simultaneously as well as to code all the signifficant test signal information.
cell Circuit demonstrator: a DTMF macro-
Our motivation for this work has been transforming a Dual-Tone Multi-Frequency macrocell into a circuit which can be autonomously testable. Figure 1 shows the scheme for this basic macrocell, formed by a filter bank and some digital decoding circuitry. In previous publications [4, 5] we described how to re-use most of the existing circuit elements in order to incorporate, with a low overhead, what is called an Oscillation-Based test methodology, easily extended to perform as BIST (OBIST, in this case). Figure 2 gives a basic idea about our approach as well as Figure 3 represents a modification aiming to reduce the extra overhead Every biquad in the circuit can work in two modes: a regular mode, where is operating as the corresponding second-order filter, and a transparent mode, where is performing as a unity-gain buffer. Then every biquad can be selectively isolated from the rest, and a feedback path can be connected in a way to force oscillations in any of the second-order sections. The advantage of the architecture in Figure 3 is the use of only one extra feedback block that can be shared by all the biquads. The resulting global circuit structure for the latter is shown in Figure   4 , where the macrocell in Figure 1 has been adequately modified.
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Further modifications of the basic macrocell are depicted in Figure 5 . There, since the feedback block to force oscillations is just a 1-bit Digital-to-Analog converter, such a converter has been re-used to form (under the control of a command signal) a first-order sigma-delta modulator [8] .
A noise-shaping transfer function (in Figure 5 is an integrator with two operating modes, like was explained for the biquads) is used to close the loop.
In a practical modulator, the transfer function can be of higher order and should be preceeded by an anti-aliasing filter to ensure that band-limited signals are processed. The effective quantization error of the modulator will depend on the number of levels of the quantizer, the input signal level and the oversampling ratio.
The basic idea is to use the simple scheme in Figure 5 to read and codify the oscillator output as part of the OBT method. Since the oscillation frequency is ideally a pure tone, and in practice higher frequency harmonics are not signifficant, we do not need to use an anti-aliasing filter in front of the modulator.
Then, the test output is a digital signal containing all the neccessary information representing the frequency and amplitude of the oscillation signal. Depending on the oversampling ratio, this digital version has a higher or lower accuracy.
n M An advantage of this scheme is the simplicity to extend the basic idea to read and code more than one signal. In practice, extending the summing input node, several internal variables can be added and simultaneously coded.
Then, selecting those nodes and observing them, a weighted linear combination of the signals in these nodes can be used as a signature for the circuit to be tested. Furthermore, just a single modulator can be used to test several circuits in parallel. Practical procedures must be devised which depend on the particular cores to be tested, but this flexibility paves the way for extending this concept.
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The design complexity, area occupation, and power dissipation of the modulator depends on its accuracy, and this latter depends in turn on the required test precision. A way to determine such a value is to draw an acceptability region for the fault-free circuit (taking into account process variations), and selecting a minimal discrimination threshold, below which a fault will be undetectable.. between the main design parameters of the modulator (or-der, number of quantization levels, oversampling ratio) and test accuracy. Table I summarizes the main parameters influencing the operation of both the filter under test and the associated converterIt is well-known that the effective number of bits, B, can be obtained by: L In our implementation L=l. If we relate the oversampling ratio to the SUT sampling frequency, M=2kn, and call Bo the value of B when M=n, we can develop a simple expression to constrain all the involved parameters:
On-chip decision mechanism
Our approach is based on a fault analysis of every biquad related to its main failure mechanisms translated into defects. As its was presented in previous publications [4, 5] , measuring both frequency and amplitude deviations, the fault coverage can be strongly increased compared to a single-measurement method [ 1-31. To carry out such a fault analysis, either a four-corner or a Monte Carlo procedure must be performed. Figure 7 shows a typical example corresponding to one of the biguads in the DTMF.
The digital signal provided by the modulator can be interpreted either externally or internally. When the latter is the case, a simple procedure can be devised by using digital counters and a digital comparison mechanism. Digital signatures can be derived for the CUT, by extensive simulations. For sampled-data circuit, a discrete-time simulator may provide good signatures with reasonable CPU times.
A procedure based on transition count [9], a method broadly used in digital, is under study leading to some preliminary results that worth an interest
We have explored this possibility, which seems very appealing in our example. Combining both the counting of the number of ones (alternatively zeroes) and the number of positive (alternatively negative) pulse edges for a given time slot, we found out simple digital signatures. An example of these signatures is shown in Figure 8 . In Figure 8 -a, amplitude deviations are reflected in the signature, while 
Discusion
A DTMF macrocell is presently under design as a validation vehicle of this technique. Using similar blocks to those necessary for a basic OBT version [SI , we can transform it into OBIST by synthesizing a E-6 converter capable of providing a 1 -bit digital version of the test output. A swopamp [9, 10] has been used instead of a regular buffer. In one of its operational modes such a swopamp will act as a buffer, and in the other mode as a discrete-time integrator. A local feedback loop shall be closed in this latter mode to provide a simple C-6 modulator that generates a digital bitstream, which can be either ouputed to an external tester or feed into a digital interpretation circuit. These integrators can be switched at a higher frequency to comply with the oversampling requirements. In this example, however, a basic 5 to 6 bit accuracy is enough; then, the same clock used for sampling the SC filters has been used for the modulator.
In particular, Figure 6 illustrates the practical situation when one of the biquad in the lower filter bank is under test (speciffically, a notch in the DTMF lower signal path). In this case, we use one of the comparators to close the oscillation feedback loop and the other to implement the testing ADC. An cquivalent connection is used when biquads in the upper filter bank are tested. 
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